

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/670,219	09/26/2003	Naotaka Yumoto	030712-14	6834
22204 7590 04/05/2007 NIXON PEABODY, LLP		EXAMINER HUR, JUNG H		
401 9TH STREET, NW				
SUITE 900 WASHINGTON, DC 20004-2128			ART UNIT	PAPER NUMBER
	,		2824	
SHORTENED STATUTOR	Y PERIOD OF RESPONSE	MAIL DATE	DELIVER	Y MODE
3 MO	NTHS	04/05/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

	Application No.	Applicant(s)			
	10/670,219	YUMOTO, NAOTAKA			
Office Action Summary	Examiner	Art Unit			
	Jung (John) H. Hur	2824			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).					
Status		·			
 Responsive to communication(s) filed on <u>08 January 2007</u>. This action is FINAL. 2b) ☑ This action is non-final. Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i>, 1935 C.D. 11, 453 O.G. 213. 					
Disposition of Claims					
4) Claim(s) 1-29 is/are pending in the application. 4a) Of the above claim(s) 6-20 is/are withdrawr 5) Claim(s) is/are allowed. 6) Claim(s) 1-5 and 21-29 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/o Application Papers 9) The specification is objected to by the Examine 10) The drawing(s) filed on 26 September 2003 is/a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Examine 11.	n from consideration. r election requirement. er. are: a)⊠ accepted or b)□ object drawing(s) be held in abeyance. Section is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal I 6) Other:	r (PTO-413) Pate Patent Application (PTO-152)			

Application/Control Number: 10/670,219 Page 2

Art Unit: 2824

DETAILED ACTION

Amendment

1. Acknowledgment is made of applicant's Amendment, filed <u>08 January 2007</u>. The changes and remarks disclosed therein have been considered.

No claim has been cancelled or added by Amendment. Therefore, claims 1-29 remain pending in the application.

Election/Restrictions

2. Claims 6-20 remain withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to nonelected species, there being no allowable generic or linking claim. Election was made without traverse in the reply filed on 11 February 2005.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1, 3-5, 21, 23-26, 28 and 29 are rejected under 35 U.S.C. 103(a) as being unpatentable over admitted prior art ("Admission") in view of Rozman (U.S. Pat. No. 5,177,745), McGibney et al. (U.S. Pat. No. 6,112,322) and McClure (U.S. Pat. No. 6,037,792).

Admission (for example, in the second paragraph on page 1 of the specification) discloses a nonvolatile semiconductor memory device comprising: a memory cell array having a plurality

of memory cells and arranged in an array, the memory cells being connected to a plurality of bit lines and word lines (inherent); a plurality of address input terminals inputting a plurality of addresses thereto (inherent); a test mode circuit for outputting a test mode signal (implied, for example, to control the operations of column switches) according to a predetermined voltage (associated with "a signal from the exterior") to a predetermined terminal (implied, since the signal is from the exterior) when a signal ("a signal from the exterior") is inputted to the predetermined terminal; a row decoder (inherent); applying an excess voltage ("a test mode voltage" of 8V, above the normal level of 5V) for a test to all said word lines in response to said test mode signal; a column decoder (including "column switches") connected to said test mode circuit and setting all said bit lines to a non-selecting state ("a turning-off state") in response to said test mode signal; a control signal input terminal for receiving a control signal (inherent; such as RAS, CAS, R/W, etc.) and a control circuit connected to this control signal input terminal (inherent, for example, to control read/write operations); and an address buffer connected to the address input terminals, the row decoder and the column decoder (inherent).

However, Admission does not expressly disclose that the predetermined terminal is that among or of the plurality of address input terminals; and a monitor terminal (or pad) connected to said test mode circuit and outputting said test mode signal for confirming a test mode.

Further, Admission is not clear that said row decoder is connected to said test mode circuit and applies said excess voltage to all said word lines.

Rozman discloses use of a predetermined terminal among or of a plurality of address input terminals to enter or enable a test mode (see for example column 2, lines 13-17 and column 5, lines 1-3).

Application/Control Number: 10/670,219

Art Unit: 2824

McClure, for example in Figs. 1 and 3, discloses a monitor terminal or pad (48 or 54 or 72) for outputting a test mode signal (for example, /BURN-IN MODE signal in Fig. 1 or /TEST MODE signal in Fig. 3, via 52 and 50) for confirming a test mode (see for example column 3, lines 35-40, column 5, lines 37-52, and column 6, lines 56-61).

McGibney, for example in Fig. 4, discloses a row decoder (402) connected to a test mode circuit (including CTRL) and applies an excess voltage (above VCC; see for example column 2, lines 10-15, column 4, lines 47-56) to all word lines (see for example column 2, line 60 through column 3, lines 10).

Since it was common and well known in the art to detect a predetermined signal on an existing address pin to enable a test mode (as exemplified by Rozman), it would have been obvious at the time the invention was made to a person having ordinary skill in the art to enable the test mode of Admission via a signal on a predetermined terminal among or of the plurality of address input terminals, for the purpose of reducing the need for additional pins to enable a test mode and thus reducing the space and cost associated with providing additional pins (see for example Rozman column 2, lines 63-66).

Further, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to incorporate a test mode monitor terminal (or pad), as in McClure, in the test mode circuit of Admission, for the purpose of ascertaining (or confirming) a test mode entry and exit and thus reducing test errors and increasing test quality (see also for example McClure, column 5, lines 40-44).

Further, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to have the row decoder connected to the test mode circuit of

Application/Control Number: 10/670,219

Art Unit: 2824

Admission such that the row decoder would select and apply the excess voltage to all the word lines (as in McGibney), for the purpose of providing a greater flexibility for stress testing by being able to control the selection of the word lines, while preventing power surges (see for example McGibney column 2, line 47 through column 3, line 14).

5. Claims 2, 22 and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over admitted prior art ("Admission") in view of Rozman, McGibney et al. and McClure as applied to claims 1, 21 and 26 above, and further in view of Fontana et al. (U.S. Pat. No. 5,982,677).

The above Admission/Rozman/McGibney/McClure combination discloses a memory device as in claims 1, 21 and 26 above, with the exception of a select line connected to the drain of a memory cell, and a regulator connected to this select line and said test mode circuit and giving a predetermined bias electric potential to the drain of said memory cell.

Fontana, for example in Figs. 2 and 3, discloses a select line (Yms) connected to the drain of a memory cell (see 3 in Fig. 2), and a regulator (Fig. 3) connected to this select line and a circuit (providing Vref and PGn), and giving a predetermined bias electric potential to the drain of said memory cell (see for example column 4, lines 26-37).

It would have been obvious at the time the invention was made to a person having ordinary skill in the art to incorporate the drain voltage regulator, as in Fontana, in the device of the Admission/Rozman/McGibney/McClure combination, such that the regulator would be connected to the test mode circuit and provide a test voltage to the drains of the memory cells, for the purpose of stabilizing the test voltage and reducing the testing time, and thus improving the test efficiency (see for example Fontana, column 3, lines 37-46; also, column 7, lines 24-28).

Application/Control Number: 10/670,219

Art Unit: 2824

Response to Arguments

- 6. Applicant's arguments, see the 2nd full paragraph on page 13 and the bottom paragraph on page 14, filed 08 January 2007, with respect to the rejection(s) of claim(s) 1, 21 and 26 under 35 USC 103 have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of a newly found prior art reference. See the rejections above.
- 7. Applicant's other arguments filed <u>08 January 2007</u> have been fully considered but they are not persuasive.

Regarding independent claims 1, 21 and 26, Applicant essentially argues, starting near the bottom of page 12, that each of Admission, McGibney and Fontana fails to disclose or suggest that "the test mode circuit outputs a test mode signal according to a predetermine voltage to a predetermine terminal of a plurality of address input terminals," and that each of Admission, McGibney, McClure and Fontana fails to disclose or suggest "a monitor terminal for confirming a test mode of the memory device from the outside."

In response, it is noted that the combination of at least Admission and McClure discloses "a monitor terminal for confirming a test mode of the memory device from the outside," and that the combination of at least Admission and newly cited Rozman discloses that "the test mode circuit outputs a test mode signal according to a predetermine voltage to a predetermine terminal of a plurality of address input terminals," as recited in claims 1, 21 and 26 (see the rejections above). McGibney was cited as a secondary reference disclosing a row decoder connected to a

Application/Control Number: 10/670,219 Page 7

Art Unit: 2824

test mode circuit and applies an excess voltage to all word lines, recited in claim 1, 21 and 26 (see the rejections above). Fontana was cited as another secondary reference disclosing the limitation of dependent claims 2, 22 and 27 (see the rejections above).

Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jung (John) H. Hur whose telephone number is (571) 272-1870. The examiner can normally be reached on M-F 8:00 AM - 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Elms can be reached on (571) 272-1869. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

jhh

JUNG (JOHN) H. HUR PRIMARY PATENT EXAMINER

by Ho de 3/30/07